Abstract-We demonstrate the design of a linear and high efficient power amplifier (PA) by using different gate bias voltages for parallelly combined Gallium Nitride (GaN) high electron mobility transistors (HEMTs). The experimental results show that the linearized PA achieves the gain flatness of 0.3 dB over a 35 dB power range and has a measured sharp output power at 1 dB compression point (P 1dB ) of 38.5 dBm, less than 2 dB below the saturated power (P SAT ). The measured adjacent channel power ratio (ACPR) of the proposed linearized PA shows up to 8 dB improvements over the PA biased ∼ class A (47% I dss ) Index Terms-AM/AM, AM/PM, high efficiency, linearity, power amplifiers (PAs).
I. INTRODUCTION
G AN devices provide high power density and efficiency and are a very attractive technology. On the other hand, GaN devices suffer from soft compression, AM/AM, and AM/PM distortions [1] . Due to soft compression, GaN PAs have P 1dB way below P SAT and the efficiency for linear power is not competitive. Several attempts have been reported on the linearization of GaN transistors from device to circuit levels [2] - [5] . The designs presented in [2] and [3] show linearization for only AM/AM by tuning the bias points of the driver and output stages. In [2] , the tuning was performed after fabrication to improve AM/AM distortions. Also, the output stage in [2] was biased in class A which results in lower total efficiency. In [4] , the device size ratio of the driver and main amplifier is 1:7.5 which imposes realization difficulty. In [6] , a few approaches such as optimum adjustment of the compensation line, shunt capacitors and gate biases are applied to improve the linearity of a Doherty power amplifier.
In this letter, we present the development of a novel linearization technique for GaN PAs to reduce soft compression and to improve efficiency at a higher linearity. We have developed a parallel pair of transistors with different gate bias voltages to reduce both AM/AM and AM/PM distortions. Using our linear pair of transistors, we have designed and implemented a power amplifier from 2.8 to 3.2 GHz to demonstrate the linearity improvement. The experimental results demonstrate that our linearized PA has the lowest ACPR compared to class A all the way to class B and 10% better efficiency than that of class A. In addition, the soft compression is significantly reduced with a sharp P 1dB of 38 dBm less than 2 dB only below P SAT .
II. GaN DEVICE NONLINEARITY AND LINEARIZATION SCHEME Fig. 1 shows the simulated AM/AM and AM/PM behavior of a GaN transistor with a part number TGF-2023-2-01 from Qorvo [7] . The GaN HEMT on a SiC substrate has a gate length of 0.25 μm and a total gate width of 1.25 mm. Simulated AM/AM and AM/PM curves are plotted at 3 GHz and V DS = 28 V drain bias voltage with different quiescent current (I q ) values expressed in percentage of saturation current (I dss ). The simulations were carried out using NI AWR software with a transistor nonlinear Angelov based model from Modelithics [8] .
Gain and phase plots deliver some important remarks. Firstly, gain curves suffer from soft compression and expansion beyond class A to class B. The AM/AM distortion starts from 15 dB to 10 dB PBO from P 1dB . Secondly, the AM/AM and AM/PM distortions vary for different classes of operation from classes A, AB to B. From class A to B, AM/AM changes from expansion to compression, and AM/PM moves from a positive to negative slope.
AM/AM and AM/PM are interrelated. In the case of gain compression, there is an associated positive phase shift in AM/PM whereas with gain expansion, there is a negative phase shift in AM/PM. These behaviors are related to the Miller effect of gate-drain capacitance (C gd ). C gd can be resolved into 2 capacitors at the gate and the drain, respectively. C gd is reflected at the gate to be C gd (1-A v ) , where A v is the voltage gain of the transistor. Total capacitance at the input is given by: C in = C gs + C gd (1-A v ). As gain expands or A v rises, C in increases and causes a negative phase shift. On the other hand, when gain is compressed, C in decreases and causes a positive phase shift (Fig. 2) . Fig. 3 .a shows our proposed linearized pair of transistors at two different gate voltages to increase output power and to reduce AM/AM and AM/PM distortions. Fig. 3 .b shows conventionally combined transistors at the same gate bias.
1531-1309 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. When the combined GaN HEMTs are biased at different gate voltages, the gain expansion of one device is cancelled by gain compression of the other device. The combined linearized GaN HEMTs result in flatter gain and overcome the soft compression problem. Similarly, the AM/PM positive slope of a GaN HEMT is compensated by the negative slope of the other GaN HEMT. Linearity improvements are achieved when the AM/AM and AM/PM distortions are reduced. From Fig. 1a , we can choose transistor M1 biased at I dss = 47% (brown dashed line) and transistor M2 biased at I dss = 10% (black solid line). Gain expansion of the brown dashed line will be compensated with gain compression of the black solid line. Similarly, AM/PM positive slope of the brown dashed line will be compensated with the negative slope of the black solid line (Fig. 1b) . Therefore, the combined transistors M1 and M2 will have minimal AM/AM and AM/PM distortions and much better linearity. Fig. 3c demonstrates the schematic diagram of the proposed linearized power amplifier. AM/AM and AM/PM distortion compensation is achieved by proper selections of gate bias voltages of transistors M1 and M2. Since transistors M1 and M2 have different phases (Fig. 1b) and matching networks are different, a delay line is added to one of the branches for phase compensation and to ensure maximum power combining. A Wilkinson power divider and a combiner are used at input and output for equal power splitting and combining, respectively and for isolation between branches. Drain and gate biases are achieved using quarter wave transformers (λ o /4) and a gate bias resistor is added for stability purposes. DC blocking capacitors are used at input and output matching circuits before the Wilkinson divider and combiner in order to isolate gate bias voltages and to prevent any current flow A single stage PA is fabricated on 10 mil RT/Duroid 5880 using Qorvo GaN HEMTs with a part number of TGF2023-2-01. Fig. 4 shows a picture of the fabricated circuit. Wire bonding is used to connect gate and drain pads of the GaN HEMTs to traces on the printed circuit board (PCB). Several bypass capacitors of different values (10 pf, 100 pF, 0.1 μF and 10 μF) are connected at gate and drain DC bias pads. Table 1 shows the gate biases for our linearized power amplifier indicated by PA-Linearized. We have also designed and measured two conventional PAs for comparison. In PA-V g1 , both gates are biased at I q = 47% I dss and in PA-V g2 , both gates are biased at I q = 10% I dss .
III. HIGH EFFICIENT AND LINEARIZED POWER AMPLIFIER
IV. MEASUREMENTS All measurements were carried out using Keysight network analyzer PNA-X N5247A, signal analyzer PXA-N9030, and signal generator E4437B. Fig. 5a shows the measured small signal S-parameters of the linearized-PA, output power and PAE. The measured small signal gain is ∼20dB and input and output return losses are less than 10 dB from 2.6 GHz to 3.2 GHz. Fig. 5b shows P in -P out measurements at 2.8, 3, and 3.2 GHz and P 1dB is more than 38 dBm. Fig. 6 .a shows AM/AM measurement results. The proposed PA has achieved ∼ 0.3 dB gain fluctuations over a 35 dB output power range and gain starts to compress at 3 dB PBO. When the PA is biased with V g1 or V g2 for both transistors M1 and M2, gain fluctuations are more than 0.6 dB and gain starts to compress and expand at >10 dB PBO. The advantage of the proposed PA is best seen at higher power levels. Our experimental results show that PA-Linearized gain is almost flat at output power levels higher than 25 dBm, while the PA-V g1 and PA-V g2 have gain fluctuations more than 0.5 dB.
AM-PM measurements (Fig. 6.b) show phase distortion enhancements by more than 1 degree for the PA-Linearized when compared with PA-V g1 and PA-V g2 . Fig. 7 shows that PA-Linearized has 10% higher PAE than that of PA-V g1, which is biased close to Class-A (Iq = 47% I dss ). Likewise, PA-V g2 has higher PAE than that of PA-Linearized because it is biased close to Class-B (Iq = 10 % I dss ).
ACPR measurements (Fig 8.a, b) were carried out using digitally modulated waveform (QAM 64) of 20 MHz bandwidth, a raised cosine filter of roll off factor 0.35, and 25 MHz adjacent channel offset (center-to-center). Measurements show that the ACPR of PA-Linearized is enhanced by 5 to 8 dB when compared to the ACPR of PA-V g1 (∼ Class-A) and PA-V g2 . Also, the ACPR of PA-V g1 and PA-V g2 are close to each other. As can be seen from Fig. 1 , the AM/AM and AM/PM of the single device has significant distortions from class A all the way to class B. Hence, the cumulative effects of the distortion have resulted in worse ACPR for PA-V g1 and PA-V g2 as compared to our PA-Linearized. Fig. 8 .c shows the measured spectra at 36 dBm output power, showing higher and lower adjacent channels within 1-dB and below −40 dBc. V. CONCLUSION We demonstrate the design of a linear GaN PA with high efficiency using parallel combined transistors at different gate bias voltages at 3 GHz. The experimental results demonstrate that the proposed PA has the lowest ACPR compared to Class-A with more than 10% higher PAE and significantly reduced the soft compression while maintaining high efficiency. We achieve a record flat gain of 0.3 dB fluctuations over a 35 dB output power range.
